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Daniel Neumaier, Stephan Pindl and Max C. Lemme S ilicon has remained the dominant material in microelectronics for more than five decades. Its relatively simple production and processing routes make it by far the most convenient and costeffective semiconductor for large markets, despite many other materials -such as Ge, GaAs or InP -possessing higher charge carrier mobilities, more favourable optical properties or other advantages. This lesson can be applied to graphene, a two-dimensional (2D) allotrope of carbon. Despite its impressive properties, a scalable manufacturing process is critical for its large-scale use.
The outstanding intrinsic properties of graphene, which include a very high carrier mobility 1 , broadband optical absorption covering the far-infrared (IR) to ultraviolet (UV) range 2 , and an extremely high surface to volume ratio, have made it a material of great interest 3 . On a single device level, these intrinsic properties have already been used to create high-performing devices that outperform their established semiconductor counterparts, including IR photodetectors 4, 5 , Hall-effect magnetic field sensors 6 , pressure sensors 7 and gas sensors 8 . Sensing may therefore be considered as a promising application area. However, entry into this market -currently dominated by silicon and silicon microelectromechanical systems (MEMS) technology for sensors in largevolume consumer electronics, and by other more expensive semiconductors (InGaAs, for instance) for infrared detectors and imaging systems in smaller markets such as security or defence -is still hampered by the lack of a scalable device manufacturing process. The development of a reliable largescale production process would not only unleash the potential of graphene in sensor applications, but may also help to trigger other key uses, where its unique properties produce significant enhancements.
In this respect, the integration of graphene into conventional silicon-based fabrication lines could be a promising focus, as it would allow the use of widespread and well-established processing steps, requiring a relatively low engineering effort when compared to the development of new production lines from scratch. In particular, three-dimensional (3D) integration into the silicon complementary metal-oxidesemiconductor (CMOS) platform may enable the combination of high-performance graphene devices with established CMOS readout circuitry, with production costs as low as for conventional silicon technology. The first proof of concept demonstrations of such 3D integrated graphene sensor systems were magnetic field sensors 9 and infrared image sensor arrays 10 . Beyond graphene, other layered 2D materials, such as transition metal dichalcogenides (TMDs), black phosphorus and hexagonal boron nitride (hBN) -as well as their heterostructures -have also triggered pronounced interest in basic and applied research due to their intriguing properties 11 . These 2D materials have different application scenarios to graphene, as shown in Fig. 1 , but face similar challenges related to growth, processing and integration into semiconductor fabrication lines. Thus, graphene can be considered as a model system for 2D materials when it comes to semiconductor fabrication integration.
Here, we provide an outline of how the integration of graphene can be managed, using a silicon CMOS platform as an exemplary case study. The specific process steps and the integration scheme differ depending on the specific application developed -for instance, membranebased pressure sensors or microphones are expected to require different fabrication processes to infrared photodetectors. This diversity in the manufacturing processes of silicon MEMS technology, where nearly every product requires a specific and unique fabrication technology, can be referred to as the 'MEMS law' . For the sake of generality, we will focus our discussion on the major optimization challenges occurring in the most common microelectronics fabrication steps and their possible solutions.
integration stage
Semiconductor manufacturing 12 is typically separated into the front end of line (FEOL) and the back end of line (BEOL), which not only defines the status of a device in the production line, but also sets the boundary conditions for the process steps involved and thereby affects how new materials can be integrated into the entire process. In general, FEOL includes the first steps in integrated circuit fabrication, which are mainly related to transistor/device fabrication. BEOL processing essentially involves the fabrication of the metal interconnects, corresponding dielectric layers and diffusion barriers. A schematic cross-sectional view of a typical silicon CMOS structure, indicating the FEOL and BEOL parts, is shown in Fig. 2a . This distinction and the choice between FEOL and BEOL is very important, as it defines the process parameter space for the integration.
If graphene is integrated during the BEOL steps, it will be relatively far away from the active silicon devices and there will be significantly fewer restrictions regarding metal contamination compared to the FEOL, as integrated diffusion barriers prevent damage to the silicon devices. Furthermore, the typical processing temperatures reached during the BEOL stages are relatively modest, below ~450 °C or even below ~150 °C, meaning that the thermal stress and corresponding degradation is expected to be minimal. However, this assumes that the integration of graphene does not involve any high-temperature process steps that damage the underlying layers, which may not be the case. One should also keep in mind that the materials in the BEOL are not crystalline, but have surfaces that are amorphous or that consist of polymers. The absence of crystalline surfaces and the strict temperature limit are the main reasons why BEOL-compatible growth of semiconductors such as Ge, GaAs or InP is not available. This is, therefore, a crucial advantage and opportunity for graphene, which can be grown on amorphous surfaces or transferred onto them after being grown on a separate substrate.
In contrast, at the FEOL when the transistors are built, all integrated materials need to be able to sustain high temperatures, as dopant activation requires heating up to ~1,000 °C. In addition, the integration of new materials must not introduce contamination, particularly from metals such as copper, gold or silver, which are highly mobile in silicon and able to cause deep trap states that affect transistor performance 12 . This is an additional challenge for graphene transferred from metallic growth substrates -the complete absence from its surface of any potential contaminant must be ensured.
Integration of graphene devices with silicon CMOS logic circuits that can be used for controlling, data readout and data processing require an all-BEOL integration scheme ( Fig. 2b-f ) to avoid affecting the silicon transistors fabrication and subsequent performance. Hence, in the following sections, we will focus the discussion on BEOL integration as one possible example. We expect that different applications will require different solutions for the involved process steps, but that the basic problems and challenges will be very similar, allowing the discussion to be applied in a broader context.
Current status and challenges
The first step for graphene integration is its growth, which, as already mentioned, can directly occur on the target surface, or be performed on a separate substrate with subsequent transfer.
Direct growth of graphene on an amorphous surface at BEOL-compatible temperatures has been demonstrated, for example using plasma-enhanced chemical vapour deposition (PECVD) 13 , but the resulting layers are quite defective. As such, devices using these materials do not provide outstanding performance. Another option is to deposit a metal catalyst layer on top of the substrate, followed by graphene growth and subsequent metal removal 14 . However, this method requires high temperatures that are not compatible with BEOL.
Graphene grown on a separate template and then transferred to the target surface is a very elegant solution, as it decouples the growth process from the final substrate. Consequently, high temperatures may be used for growth and the underlying substrate may be optimized with respect to c, Patterning of the graphene layer using oxygen plasma. d, Encapsulation of the graphene using a dielectric layer. e, Via etching through the top dielectric layer by means of dry etching techniques. f, Filling of the vias by metal providing edge contacts to the graphene. After this step further interconnect layers can be fabricated in order to connect the graphene layer to the Si CMOS devices. This integration schematic can be used, for example, for integrating graphene Hall sensors on wafers containing Si CMOS logic.
catalytic activity and crystalline orientation, which are the main parameters defining the graphene quality. The CVD growth of graphene on copper and platinum 15 is well developed and scalable to a size compatible with state-of-the-art Si technology (300 mm wafers), or even larger. Carrier mobilities exceeding 100,000 cm² V -1 s -1 have been reported at room temperature for CVDgrown single-crystalline graphene islands 16 , while polycrystalline layers reach lower mobility values on the order of ~10,000 cm² V -1 s -1 (ref.
17
). A promising combination of both methods is the growth of merged single-crystalline graphene islands with the same orientation, leading to quasi single-crystalline and continuous films with carrier mobility up to ~15,000 cm² V -1 s -1 (refs. 18, 19 ). While the CVD growth of graphene on metal surfaces is well developed and enables carrier mobilities close to the theoretical phonon limit, the transfer process is presently the limiting step for device performance. It includes delaminating the graphene from the metal, handling it and then depositing it onto a silicon wafer. The available waferscale transfer processes use either polymers to handle the graphene and/or wet chemistry for releasing the graphene from the metal surface 20 . These processes typically lead to contamination from the polymer residues or other involved chemicals, degrading device performance. Even though substantial effort has been made to improve post-process cleaning, the challenge to completely restore the graphene performance to its intrinsic values remains. Conventional cleaning methods such as oxygen plasma exposure cannot be applied, as these would etch the graphene entirely. In addition, the handling of the graphene layer during transfer can introduce mechanical damage or excessive stress, which also reduces device performance, or may even cause complete failure.
The highest mobility values for CVDgrown graphene have been obtained by mechanically delaminating it from an oxidized copper surface via van der Waals forces with a hBN flake and placing it onto another hBN flake 16 , taking advantage of their atomically flat and clean surfaces. This van der Waals bonding transfer avoids several degradation mechanisms as the graphene is not exposed to chemicals such as acids, H 2 O or polymers and its surface is kept clean. In addition, mechanical damage or stress during transfer is suppressed. The main limitation of the van der Waals bonding process is the small size of the transferred graphene, typically on the order of 100 μm. This limit is set by the size of the single graphene crystals grown on copper surfaces and, even more so, by the size of the hBN flakes. While templated growth of single crystals at predefined locations or quasi-single-crystalline growth offers a solution to the size limitation for graphene, it is desirable but challenging to replace the micromechanically exfoliated micrometrescale hBN by large area counterparts. Furthermore, it is still unclear how this mechanical delamination of graphene from the metal surface would work on the necessary size scale.
Dielectric interfaces and encapsulation are further integration aspects that have not yet been solved on a wafer scale. The strategy described above, leading to a graphene layer embedded between two multilayer hBN dielectrics layers, results in devices with the highest performance in terms of mobility and residual charge carrier concentration currently, but waferscale van der Waals substrates or thin films with similar quality are not yet available.
Conventional oxides or nitrides, which can be grown on the wafer scale, are also widely studied as dielectrics. These systems Table 1 | Critical process steps, parameters and possible solutions for the integration of graphene into a semiconductor manufacturing line step 
Critical parameter Possible solutions/approaches
Growth Nucleation density Seeded growth using predefined nucleation points; reduction of process gas pressure and/or concentration.
Defect density Reduction of process gas flow; optimal growth temperature; specific O 2 gas flow.
Transfer Delamination from growth substrate
Water or ion intercalation and mechanical peeling off; removal of growth substrate by wet-chemical etching.
Handling during transfer Coating with handling polymer; lamination with handling foil (for example, thermal release tape); deposition of (van der Waals) dielectric on top; using sacrificial layer in between polymer (or foil) and graphene.
Removal of handling material Using wet-chemical solvents (in case of polymers) plus removal of any sacrificial layer wet-chemically; using the top (van der Waals) dielectric as functional layer in the device; releasing the foil by light, temperature or other method.
Dielectric environment
Substrate surface Polishing; defined surface termination using functionalization (for example, oxygen plasma, deposition of self-assembled monolayers); pure van der Waals substrate surface (for example, hBN).
Adhesion on substrate
Pure van der Waals substrate surface (for example, hBN); defects in the graphene (at predefined locations) for sp 2 bonds; partial graphene coverage and clamping by contacts or encapsulation.
Interfacial control
Graphene lamination under controlled environment (for example, vacuum); in situ substrate functionalization.
Deposition of dielectric on top Graphene surface functionalization followed by atomic layer deposition (ALD); deposition of seed layer followed by ALD; lamination of van der Waals dielectric (for example, hBN); direct deposition of polymeric dielectric.
Electric contacts
Metal deposition Deposition on top of graphene avoiding interfacial contamination; one-dimensional edge contacts; sandwich contacts avoiding interfacial contamination; combination of these contacts schemes.
Work function control Proper selection of the metal (for example, Ni, Au, Pd and so on). can be used in the pristine or functionalized form, with the optimal ratio of covalent bonds at the interface to graphene being determined by the trade-off between the electronic performance of graphene and its adhesion to the substrate -a key factor in prohibiting delamination during subsequent processing. Carrier mobilities in graphene around ~10,000 cm² V -1 s -1 have been demonstrated using large-scale transfer on conventional surfaces such as SiO 2 (ref. 19 ). Even though this is still far below the theoretical and experimental record values for CVD graphene, it is sufficient for several promising device applications, giving an outstanding performance in infrared photodetectors, pressure sensors, gas sensors or electro-optical modulators, for example.
Electrical contacts to graphene are essential for any electronic, photonic and sensor device 21 . As a general rule, the contact resistance is considered acceptable if it does not significantly contribute to the total device resistance. For example, a typical Hall sensor has an intrinsic resistance of 2 kΩ and the contact leads are 20-100 μm wide. This means that a width-specific contact resistance below 1 kΩ μm would be sufficient as it would contribute less than 5% to the total device resistance. For sub-micrometre-scale devices like transistors or electro-optical modulators, the specific contact resistivity should be 100 Ω μm or less in order to fully exploit their performance potential. In the past few years, significant efforts have been devoted to develop low-ohmic contacts to graphene, and there are several options available that provide sufficiently low contact resistances for most applications. The most straightforward option is to deposit a metal on top of the graphene (top-contact configuration), which brings specific contact resistances down to 50-100 Ω μm (ref. 21 ). However, if the graphene is encapsulated before the contact fabrication, contact holes are required. This is challenging, because stopping the etching process on top of monoatomic graphene layers is nearly impossible. Thus, 1D edge contacts have been developed for encapsulated devices, which provide specific contact resistances on the order of 200-300 Ω μm (ref. ). The lowest contact resistance so far has been achieved with a combination of edge and top contacts (that is, top contacts on perforated graphene), with values down to 23 Ω μm (ref. 22 ). The choice of contact metal is also crucial for the contact resistance, and there are only certain metals available that are compatible with silicon technology including Al, W, Cu, Ni, Ti and Ta. Good electrical contacts for graphene have been obtained with Ni or Ti 21 , two metals that are readily available in a conventional semiconductor fabrication. Other metals, such as Au or Pt, could be introduced at the BEOL, but this would require changes in the standard line. In contrast to graphene, ohmic contacts to semiconducting TMDs are still an open issue. In fact, most metals form non-ohmic Schottky junctions to the TMD layer, resulting in relatively high and bias-dependent contact resistances 23 . This problem is well known in silicon technology and the solution is heavy doping of the silicon in the contact area. However, such doping techniques cannot be directly applied to TMDs and thus further research will be needed to solve the contact problem in these materials. An alternative route for the formation of ohmic contacts to TMDs may be offered by controlled phase transformation from the semiconducting to the metallic phase 24 .
In general, solutions exist for all major process steps required for the integration of graphene with a BEOL compatible process flow, although none is ready for production at present. Table 1 summarizes these main steps, their critical parameters and the potential technological solutions. Electrical contacts are already rather well developed and sufficient solutions are available, at least for micrometre-scale devices. The most critical issues for final device performance are related to graphene growth, the transfer process and the dielectric interface of the graphene, as dicussed previously. While there are already very promising solutions available for graphene growth that enable mobilities close to the intrinsic limits, the transfer process and the dielectric interfaces are still major challenges that need to be solved in order to unlock the full performance potential of graphenebased devices. Ideally, the transfer process should completely avoid wet chemistry and polymers, and the dielectric interface to the graphene layer needs to be as inert and as smooth as possible.
An example of a feasible process flow for the BEOL integration on a typical silicon CMOS structure is illustrated in Fig. 2 . Such a process could be used for the fabrication of graphene-based Hall sensors or similar devices. The main challenges facing its application are device reproducibility, fabrication yield and reliability. While these aspects are not a main focus at early research stages -where hero devices drive progress -large-scale production depends on them. The low reproducibility and rather low yield of graphene devices mostly originates from manual or semi-automated handling, which is significantly less reproducible compared to fully automated manufacturing. Therefore, moving to a fully automated process line will be a significant step forward. The challenge then introduced is the transfer of the graphene to the target substrate, for which new tools will need to be developed. Device stability and reliability will also need to be studied in-depth, including wafer-scale device measurements and data analysis. Furthermore, investigations of the relevant failure mechanisms are required to understand how to provide stable operation during the typical lifetime of a product, which may be several years for consumer electronics or more than 20 years for automotive applications.
System design with graphene is currently a chicken and egg problem. There are plenty of device models that allow designing circuits and systems in principle 25 , but, as discussed, these devices lack reproducibility and stability. Consequently, early design concepts cannot be generalized and standardized. Instead, we propose the employment of a material-device-circuit co-design approach 26 , in which experts in materials synthesis and device fabrication engage with the electronic circuits and systems communities on circuit-and system-level requirements, from the earliest stage of technology development. Feedback loops that enable material and design changes, based on circuit-level figures of merit, must be established.
Outlook
Compared to other semiconductors such as Ge, GaAs or InP, graphene offers the key advantage of being compatible with BEOL processing and integration. This provides a unique opportunity to extend the functionality of silicon CMOS circuits with the integration of different electronic, photonic or sensor devices based on graphene, without requiring a compromise or significant changes at the CMOS level. In addition, the basic process steps can be adapted for the specific needs of other application technologies. Even though challenges remain, there is no fundamental roadblock facing the wafer-scale processing of graphene devices. However, engineering problems such as reproducibility, variability, fabrication yield and durability of the devices must be addressed.
A major step towards statistically relevant datasets is expected once processing is fully automated and performed on the wafer scale. Following this, improvements will result from continuous learning processes, similar to what has been seen in the past five decades of silicon technology. It is expected that graphene devices will not suddenly pop up as performance boosters in CMOS systems, but that market penetration will start with niche applications, such as Submit your research today and benefit from: , where stand-alone graphene devices offer a unique and significant advantage. Such niche applications can already be tackled with the current state of production and will allow an organic growth of the whole ecosystem. Next, medium-sized markets are expected to emerge, where devices are no longer manually manufactured and hand-selected, but where production costs are still higher than stand-alone siliconbased systems. These costs will, however, be justified by boosts in functionality, obtained thanks to the use of graphene. Examples of these developments could be IR imaging systems or ultrahigh-speed optical communication links. We expect this second market penetration to happen in the next two to eight years. Finally, once a basic ecosystem and supply chain are established, large-volume production can be expected. Nevertheless, it is still rather early to predict which graphene-based device will make it there first, or if it will be surpassed by other 2D materials in the meantime. 
